

(19)



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11)

**EP 0 748 075 A2**

(12)

**EUROPEAN PATENT APPLICATION**

(43) Date of publication:  
11.12.1996 Bulletin 1996/50

(51) Int Cl.<sup>6</sup>: **H04J 13/02**

(21) Application number: **96401230.6**

(22) Date of filing: **07.06.1996**

(84) Designated Contracting States:  
**DE FR GB**

(30) Priority: **08.06.1995 JP 167030/95**  
**22.12.1995 JP 335046/95**

(71) Applicant: **CANON KABUSHIKI KAISHA**  
**Tokyo (JP)**

(72) Inventors:  
• **Kato, Ichiro**  
**Ohta-ku, Tokyo (JP)**

• **Myojo, Toshihiko**  
**Ohta-ku, Tokyo (JP)**  
• **Suzuki, Rie**  
**Ohta-ku, Tokyo (JP)**

(74) Representative: **Rinuy, Santarelli**  
**14, avenue de la Grande Armée**  
**75017 Paris (FR)**

**(54) Multiple communicating apparatus and method**

(57) A multiple communicating apparatus is constructed by a multiple communicating unit for communicating data through a plurality of channels and a control circuit for controlling the multiple communicating unit in a manner such that a transmission electric power of each channel is inversely proportional to the number of channels which are used by the multiple communicating unit. The control circuit includes a channel control circuit

for controlling the number of channels which are used by the multiple communicating unit in accordance with a transmission speed. The multiple communicating unit includes a diffusion circuit for diffusing parallel data by a plurality of diffusion code series. The multiple communicating unit transmits a multiple number for a preamble period of time provided for the reception side to synchronize the plurality of code series which are used for a code division multiple with the transmission side.

**EP 0 748 075 A2**

**Description****BACKGROUND OF THE INVENTION****Field of the Invention**

The present invention relates to multiple communicating apparatus and method for communicating through a plurality of multiplexed channels.

**Related Background Art**

As multiple communications, there are a code-divisional multiple communication, a time-divisional multiple communication, and the like.

Even in case of forming a plurality of channels by the code division or even in case of forming a plurality of channels by the time division, when a communication is performed between a transmitting apparatus and a receiving apparatus by using a plurality of channels, data can be transmitted at a speed higher than that in case of communicating by using one channel.

However, when a multiple number is extremely raised, a transmission electric power increases, so that there is a fear such that an adverse influence is exerted on the other communication.

**SUMMARY OF THE INVENTION**

It is an object of the invention to improve a multiple communication.

Another object of the invention is to optimize a transmission electric power in a multiple communication.

Still another object of the invention is to provide a communicating apparatus or method for controlling in a manner such that when a multiple number is small, a transmission electric power of every channel is larger than that in the case where the multiple number is large.

Further another object of the invention is to provide a communicating apparatus or method for controlling so as to keep a transmission electric power constant irrespective of the number of channels in a code-divisional multiple communication.

Further another object of the invention is to improve an efficiency of a communication by transmitting a multiple number in a preamble period of time for a code synchronization in a code-divisional multiple communication in which a transmission electric power is controlled in accordance with the multiple number.

The above and other objects and features of the present invention will become apparent from the following detailed description and the appended claims with reference to the accompanying drawings.

**BRIEF DESCRIPTION OF THE DRAWINGS**

Fig. 1 is a block diagram showing a schematic con-

struction of a transmitter in an embodiment of the invention;

Fig. 2 is a block diagram showing the details of the construction of the transmitter in the embodiment;

Fig. 3 is a block diagram showing a construction of a receiver in the embodiment;

Fig. 4 is a block diagram showing a construction of a synchronization circuit of the embodiment;

Fig. 5 is a block diagram showing a construction of a carrier reproduction circuit in the embodiment;

Fig. 6 is a block diagram showing a construction of a base-band demodulation circuit in the embodiment;

Fig. 7 is a flowchart showing the transmitting operation of the transmitter in the embodiment;

Fig. 8 is a flowchart showing the receiving operation of the receiver in the embodiment; and

Fig. 9 is a block diagram showing a construction of a receiver in a modification.

**DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS**

Fig. 1 is a block diagram showing a schematic construction of a transmission circuit of a communicating apparatus in which the invention is embodied. In the diagram, reference numeral 111 denotes a control circuit for performing a transmission control of a preamble, a transmission control of radio protocol information, a transmission control of data matched with a multiple number, and the like. The control circuit 111 can be also constructed by a circuit common to a control circuit 200 of a reception circuit, which will be described hereinafter.

Reference numeral 112 denotes an external interface (I/F) circuit for outputting a transmission request to the control circuit 111 when there is a transmission request from the outside of the apparatus and executes an operation to start a transmission of data or the like in accordance with a transmission instruction signal. Reference numeral 113 denotes a code generation/modulation circuit for modulating in accordance with the multiple number and selection code information which are outputted from the control circuit 111.

A transmission data source can be located in any one of the outside and the inside of the apparatus. In the case where the transmission data source is located in the apparatus, the external I/F circuit 112 is unnecessary.

Reference numeral 108 denotes a radio frequency stage (hereinafter, referred to as an RF stage) for converting an output of the code generation/modulation circuit 113 to a transmission frequency signal; 110 a transmitting antenna for transmitting a signal from the RF stage 108 to a transmission path.

Fig. 2 is a block diagram showing the details of the construction of a transmission circuit (particularly, the control circuit 111 and code generation/modulation circuit 113) to which the invention is embodied.

In Fig. 2, a serial/parallel converter 101 converts data which is serially inputted to (n) parallel data. The control circuit 111 is functionally separated into a parallel number control circuit 111A, a selection signal generation circuit 111B, and a gain control circuit 111C. The parallel number control circuit 111A arithmetically operates a code-division multiple number (m) from transmission speed data which was inputted and sets an output of the serial/parallel converter 101 to (m) symbols.

Multipliers 103-1 to 103-n multiply parallel data and (n) diffusion codes which are outputted from a diffusion code generator 104. The diffusion code generator 104 generates different (n) diffusion codes PN1 to PNn and a diffusion code PNO for synchronization.

A group of switches 105 select and output only an output which was set by the selection signal generation circuit 111B from (n - 1) outputs of the multipliers 103-2 to 103-n. The selection signal generation circuit 111B controls the switches 105 so as to select code channels of the number corresponding to the code division multiple number from the inputted transmission speed data.

An adder 107 adds the diffusion code for synchronization which is outputted from the diffusion code generator 104, an output of the multiplier 103-1, and 0 to (n - 1) outputs of the switches 105.

The gain control circuit 111C controls a transmission output of the RF stage 108 in accordance with the multiple number.

Fig. 3 is a block diagram showing a construction of a reception circuit of the communicating apparatus to which the invention is embodied. In Fig. 3, a receiving antenna 201 receives a signal from the transmission path.

A radio frequency signal processing unit 202 properly filters and amplifies an output from the receiving antenna 201 and converts to a predetermined frequency band signal.

A synchronization circuit 203 captures and maintains a synchronization for the diffusion code on the transmission side and a clock. A diffusion code generator 204 generates same (n + 1) diffusion codes PNO to PNn as the diffusion codes on the transmission side by a code synchronization signal and a clock signal which are inputted from the synchronization circuit 203.

A carrier reproduction circuit 205 reproduces a carrier signal from the diffusion code PNO for carrier reproduction which is outputted from the diffusion code generator 204 and an output of the radio frequency signal processing unit 202.

A base-band demodulation circuit 206 executes a demodulation in a base band by using an output of the carrier reproduction circuit 205, an output of the RF signal processing unit 202, and the (n) diffusion codes PN1 to PNn as outputs of the diffusion code generator 204.

A multiple number detection circuit 207 detects the number of transmitted code channels from a group of correlation values of the base-band demodulation circuit 206. A parallel number control circuit 208 controls the

parallel number in the parallel/serial conversion by a parallel/serial converter 209 from an output of the multiple number detection circuit 207 and also outputs transmission speed data. The parallel/serial converter 209 performs a parallel/serial conversion to 1 to (n) parallel demodulation data as outputs of the base-band demodulation circuit 206 in accordance with an output of the parallel number control circuit 208.

In the above-mentioned construction, on the transmission side, the inputted transmission speed data is first inputted to the parallel number control circuit 111A and the number of parallel output symbol of the serial/parallel converter 101 is decided. Subsequently, data to be transmitted is converted to (m) parallel data which number is equal to the parallel number by the serial/parallel converter 101.

The diffusion code generator 104 generates the different diffusion codes PNO to PNn having the same (n + 1) code periods. Among them, PNO denotes a code for synchronization and carrier reproduction and is not modulated by the parallel data but is directly supplied to the adder 107. The remaining (n) diffusion codes are modulated by the (n) parallel data by the multipliers 103-1 to 103-n. Only the (m) data among the (n) modulated data are necessary data and are selected through the switches 105 by a selection signal as an output of the selection signal generation circuit 111B which is controlled by the transmission speed data. The selected (m) signals are subsequently inputted to the adder 107.

The adder 107 linearly adds the inputted (m + 1) signals and outputs the added base band signal to the RF stage 108. The base-band signal is subsequently converted to a radio frequency signal having a proper center frequency in the RF stage 108 and is transmitted by the transmitting antenna 110.

In this instance, in order to set a total average output of the transmission signal to a predetermined value irrespective of the multiple number, an output per channel has to be varied. Therefore, in order to set the output per channel to a gain according to the multiple number, there is provided the gain control circuit 111C for controlling the transmission output per channel so as to set the whole transmission output from the transmission speed data to be constant.

On the reception side, the signal received by the receiving antenna 201 is properly filtered and amplified by the RF signal processing unit 202 and is directly outputted as a transmission frequency band signal or is converted to a proper intermediate frequency band signal and is outputted.

Such a signal is inputted to the synchronization circuit 203. In the synchronization circuit 203, the diffusion code synchronization and clock synchronization for the transmission signal are established and the code synchronization signal and clock signal are outputted to the diffusion code generator 204. As a construction of the synchronization circuit, for example, a circuit using a surface acoustic wave (SAW) matched filter as shown

in Fig. 4 is used.

In Fig. 4, the reception intermediate frequency band signal is inputted to an SAW matched filter 701. The SAW matched filter 701 has an integrated area length corresponding to one period of the diffusion code and also has an envelope which is proportional to a result (correlation integrated value) obtained by integrating a product of the reception signal and a preset tap coefficient, namely, a code series PNO for synchronization for one period of the diffusion code. The SAW matched filter 701 outputs a voltage signal whose center frequency is equivalent to a carrier frequency of the input signal.

The output passes through a band pass filter (BPF) 702 in which an input frequency of the matched filter 701 is set to a center frequency and which blocks signals other than the correlation integration signal and is properly amplified by an amplifier 703. After that, an envelope of the resultant output is detected by an envelope detector 704.

Since such an envelope signal indicates an absolute value of the correlation integrated value, auto-correlation characteristics of the diffusion code for synchronization has a sharp peak at a synchronization point and has a sufficient low side lobe at other points. Therefore, when an exclusive-use diffusion code component for synchronization is included in the reception signal, a steep peak appears in an output of the envelope detector 704. A peak detection circuit 705 detects such a steep peak and outputs the peak to a phase detector 706.

The phase detector 706 detects a phase difference between the peak and a code start signal indicative of a start point of a period of the diffusion code which is generated from the code generator 204 and outputs a voltage level according to the phase difference. The voltage level is smoothed by a loop filter 707 and is outputted to a voltage controlled oscillator (VCO) 708. The VCO 708 generates a clock signal of a frequency according to the inputted voltage level and outputs the signal as a clock of the diffusion code generator 204. The diffusion code start signal is outputted as a code synchronization signal to the code generator 204 and base-band demodulation circuit 206.

The synchronization circuit 203 and code generator 204 constructs a kind of phase-locked loop as a whole. Since a phase difference exists between the correlation peak signal as an input of the phase detector 706 and the diffusion code start signal in a state in which the synchronization is not established, the diffusion code clock is advanced (or delayed). Thus, the phase difference between the diffusion code component for synchronization included in the reception signal and the diffusion code start signal gradually decreases. When the phases of them coincide, the phase difference of the phase detector 706 is equal to 0 and, after that, the phase difference is controlled so as to be equal to 0.

After the establishment of the synchronization, the diffusion code generator 204 generates a group of dif-

fusion codes in which the clocks and the diffusion code phases coincide with those of a group of diffusion codes on the transmission side. The diffusion code PNO for synchronization among the group of those codes is supplied to the carrier reproduction circuit 205. The carrier reproduction circuit 205 inversely diffuses the reception signal which was converted to a transmitting frequency or intermediate frequency band as an output of the RF signal processing unit 202 by the diffusion code PNO for synchronization and reproduces a carrier of the transmitting frequency or intermediate frequency band. As a construction of the carrier reproduction circuit 205, for example, a circuit using a phase-locked loop as shown in Fig. 5 is used.

In Fig. 5, the reception signal and the diffusion code PNO for synchronization are multiplied by a multiplier 501. After the establishment of the synchronization, the clock and the code phase of the diffusion code for synchronization in the reception signal coincide with those of the diffusion code for synchronization for reference and the diffusion code for synchronization on the transmission side is not modulated by data. Therefore, the reception signal is inversely diffused by the multiplier 501 and a component of the carrier appears in an output of the multiplier 501.

The output is subsequently inputted to a band pass filter (BPF) 502 and only a carrier component is extracted and outputted. The output is inputted to a phase-locked loop constructed by a phase detector 503, a loop filter 504, and a voltage controlled oscillator (VCO) 505. With such a construction, a signal which is outputted from the BPF 502 and whose phase is locked with the carrier component is outputted as a reproduction carrier by the VCO 505.

The reproduced carrier is inputted to the base-band demodulation circuit 206. The base-band demodulation circuit 206 forms a base band signal from the reproduction carrier and an output of the RF signal processing unit 202. The base band signal is distributed to (n) branches and is inversely diffused every code division channel by the group of diffusion codes PN1 to PNn as outputs of the diffusion code generator 204. Subsequently, data is demodulated. The base-band demodulation circuit 206 is constructed as shown in, for example, Fig. 6.

In Fig. 6, the inputted reception signal and the reproduction carrier are multiplied by a multiplier 601 and an unnecessary signal is eliminated by a low pass filter (LPF) 602, so that the reception signal is converted to a base band signal. The base band signal is converted to a digital signal having a resolution of a single bit or a plurality of bits by an A/D converter 603 using a reproduction clock as a sampling period. The digital signal is distributed to (n) branches, the exclusive OR of the most significant bit (code bit) of the digital signal at each branch and each of the diffusion codes PN1 to PNn as outputs of the diffusion code generator 204 is calculated by each of a group of exclusive OR circuits 604-1 to

604-n. The calculated EX-ORs are inputted to a group of adders 605-1 to 605-n together with the other bits. The adders 605-1 to 605-n add the input signals and outputs of registers 606-1 to 606-n every reproduction clock pulse and the resultant addition signals are outputted to the registers 606-1 to 606-n.

The registers 606-1 to 606-n have been reset at a time point when a head bit of each diffusion code is inputted. After that, the result obtained by adding products of the reception signals and the diffusion signals for one period of the diffusion codes are stored. Therefore, at a time point when a final bit of one period of the diffusion codes is inputted, correlation values between the one period of each diffusion code and the reception signal are stored in the registers 606-1 to 606-n. Data of the correlation values is judged by subsequent judgement circuits 607-1 to 607-n, so that (n) parallel demodulation data are obtained. The correlation values stored in the registers 606-1 to 606-n are subsequently inputted to the multiple number detection circuit 207.

In the multiple number detection circuit 207, when an absolute value of the correlation value in each of the code channels stored in the registers 606-1 to 606-n is equal to or smaller than a predetermined value, it is judged that no data is transmitted through the relevant channel. That is, the multiple number detection circuit 207 counts the number of code channels in which the absolute value of the correlation value is equal to or larger than the predetermined value and outputs the count value as a multiple number to the parallel number control circuit 208.

The parallel number control circuit 208 controls the parallel number of the parallel/serial converter 209 in accordance with the inputted multiple number and also generates transmission speed data which is directly derived from the multiple number.

The parallel number is set into the parallel/serial converter 209 by the parallel number control circuit 208. The converter 209 selects only (m) valid data among (n) parallel demodulation data demodulated by the base-band demodulation circuit 206, converts to serial data, and generates the serial data.

In the above-mentioned embodiment, although the multiple number is detected on the basis of the reception results of the multiple channels on the reception side, the multiple number can be also transmitted as control data from the transmission side to the reception side. An embodiment in which the multiple number is included in protocol data will now be described hereinbelow. In the embodiment, there is provided a multiplier 103-0 to diffuse protocol data by the diffusion code PNO in a manner similar to the diffusion codes PN1 to PNn in Fig. 2. An exclusive OR circuit 604-0, an adder 605-0, a register 606-0, and a judgment circuit 607-0 for inversely diffusing the reception signal by the diffusion code PNO are provided in a manner similar to the diffusion codes PN1 to PNn in Fig. 6. In Fig. 2, the output of the multiplier 103-1 is also inputted to the switches 105. Further, in

Fig. 3, the multiple number detection circuit 207 and parallel number control circuit 208 are included in the control circuit 200.

Fig. 7 is a flowchart showing the transmitting operation and Fig. 8 is a flowchart showing the receiving operation.

First in step S31, on the transmission side of the communicating apparatus, the control circuit 111 of the transmission circuit shown in Fig. 1 waits until a transmission request signal is inputted from the external I/F circuit 112. When the transmission request signal is received from the external I/F circuit 112 (YES in step S31), a preamble transmission instruction signal is generated to the code generation/modulation circuit 113 (step S32), thereby activating an internal counter to count a predetermined preamble transmitting time. After that, radio protocol data (for example, address information, multi-channel information, or the like to specify a receiving terminal) is transmitted to the code generation/modulation circuit 113 (step S33). The completion of the protocol data transmission and a time-over of a preamble transmitting time are monitored (step S34).

For example, in the case where up to 16 channels can be multiplexed, the multiple number is set to 16 channels or less in accordance with the transmission speed. The multi-channel information to notify the reception side of the multiple number set on the transmission side is transmitted.

The code generation/modulation circuit 113 which received the preamble transmission instruction signal sets the transmission diffusion code to one diffusion code PNO allocated for a preamble and, after that, holds it until the multiplier 103-0 (not shown) modulates the radio protocol data by the diffusion code PNO, transmits the modulated data, and receives the transmission data output instruction signal. The switches 105 operate so that outputs of the multipliers 103-1 to 103-n are not inputted to the adder 107. Now assuming that a sum of the transmission electric powers of the (n) channels in case of multiplexing the (n) channels is set to P, the gain control circuit 111C controls the gain so that a transmission electric power of the preamble in which the multiple number is equal to 1 is also set to P. At a time point when the preamble transmitting time is over (YES in step S35), the control circuit 111 transmits a transmission data instruction signal using a data multi-channel according to the multi-channel information to the external I/F circuit 112 and code generation/modulation circuit 113 (step S36).

The external I/F circuit 112 which received the signal transmits the transmission data to be transmitted. The code generation/modulation circuit 113 modulates the data transmitted from the external I/F circuit 112 by the codes PN1 to PNm selected as diffusion codes for data transmission and transmits the modulated data. The switches 105 operate in a manner such that the outputs of the multipliers 103-2 to 103-n are inputted to the adder 107. Even when the multiple number (m) is any

value, the gain control circuit 111C controls the gain so that the sum of the transmission electric powers of (m) channels is set to a predetermined value (P). When a transmission data end signal is outputted from the external I/F circuit 112 to the control circuit 111, the control circuit 111 judges that the data transmission has been finished (YES in step S37) and generates a transmission end signal to the code generation/modulation circuit 113. The code generation/modulation circuit 113 which received such a signal completes the transmission and finishes the operation.

On the reception side, when there is no reception signal, the control circuit 200 enters a stand-by mode for reception and monitors the preamble (steps S41 and S44). When the signal is received, a correlation output is generated from the matched filter 701 of the synchronization circuit 203 and is detected by the peak detection circuit 705.

The control circuit 200 detects the preamble by the correlation peak detected as mentioned above. The synchronization circuit 203 starts a synchronization capturing operation by the phase detector 706 so as to match the phases of the correlation peak from the matched filter 701 and the code generation timing signal generated from the code generator 204.

The received signal becomes a base band signal by the base-band demodulation circuit 206 and is also demodulated by using the sampling clock. The obtained demodulation data is transmitted to the control circuit 200.

The control circuit 200 reads out the demodulated protocol data (step S42) and analyzes the data. In the case where the reception data is the data to the own station (YES in step S43), the control circuit 200 generates a demodulation instruction signal and a multi-channel information signal indicative of the multiple number (m) to the base-band demodulation circuit 206 and parallel/serial converter 208. The base-band demodulation circuit 206 and parallel/serial converter 208 which received the demodulation instruction signal demodulate a multiple base band signal which was synchronization detected by a carrier signal reproduced by the carrier reproduction circuit 205 and the reception signal by using the clock reproduced by the synchronization circuit 203 and the (m) multi-channel diffusion codes PN1 to PNm which are used and select and output the data of the (m) effective channels among the (n) channels (steps S45 and S46).

When it is judged that the reception data is not the own station data (NO in step S43), the control circuit 200 doesn't output the demodulation instruction signal but is returned to the reception stand-by state until the next preamble is detected (step S44). In step S47, when the reception data is completed in the base-band demodulation circuit 206 (it is judged by the correlation value or the like), the base-band demodulation circuit 206 generates a completion signal of the reception data to the control circuit 200. The control circuit 200 which re-

ceived the completion signal is returned to the reception stand-by state.

Fig. 9 shows a modification of the receiving circuit in the foregoing embodiment.

In Fig. 9, circuits 205A, 205B, 205C, and 206A for demodulating protocol data are provided separately from the circuits 204, 205, and 206 for demodulating multiple data.

In Fig. 9, reference numeral 200 denotes the control circuit for controlling the detection of the preamble, the analysis of the radio protocol information, the demodulation of the multi-channel data, and the like; 204 the code generation circuit for generating the diffusion codes PN1 to PNn to demodulate the multiple data and the diffusion code PNO to reproduce a carrier and for selecting and outputting the diffusion codes in accordance with the multi-channel information included in the radio protocol information shown; and 203 the synchronization circuit shown in Fig. 3. A diffusion code chip rate clock is outputted from the synchronization circuit 203.

Reference numeral 206A denotes a judgment circuit for sampling the base band signal of the data transmitted for the preamble period of time by using the correlation peak of the matched filter 701 detected by the peak detection circuit 705 of the synchronization circuit 203, thereby demodulating the data; 205A a low pass filter for allowing a signal of a band of the base band signal to pass; 205B a mixer for performing a delay detection; 205C a delay line having a delay amount of one code period; 206 the demodulation circuit shown in Fig. 6 for demodulating the multiple signal; and 205 the carrier reproduction circuit shown in Fig. 3 for reproducing the synchronization carrier from the multiple diffusion signal.

The SAW matched filter 701 is not limited to an ordinary analog type filter but, for example, a digital matched filter can be also used.

On the reception side, when there is no reception signal, the control circuit 200 enters the reception stand-by mode and monitors the preamble (steps S41 and S44). When the signal is received, a correlation output is first generated from the matched filter 701 of the synchronization circuit 203 and is detected by the peak detection circuit 705 and is supplied to the control circuit 200 and judgment circuit 206A.

By the correlation peak detected as mentioned above (YES in step S41), the control circuit 200 detects the preamble on the basis of an output of the judgment circuit 206A. The synchronization circuit 203 starts the synchronization capturing operation by the phase detector 706 so as to match the phases of the correlation signal from the matched filter 701 and the code generation timing signal that is outputted from the code generator 204. The judgment circuit 206A also forms a sampling clock of the synchronization detection signal from the correlation peak.

The received signal is delayed by one code period by the delay line 205C. The delayed signal and the re-

ception signal are delay-detected by the mixer 205B. The resultant signal becomes the base band signal through the filter 205A having a band width of the base band. The base band signal is inputted to the judgment circuit 206A. The judgment circuit 206A which received the signal demodulates it by using the sampling clock and transmits the obtained demodulation data to the control circuit 200.

The control circuit 200 reads out the demodulated protocol data (step S42), analyzes the data, and outputs a demodulation instruction signal and a multi-channel information signal indicative of the multiple number (m) to the base-band demodulation circuit 206 in the case where the reception data is the own station data (YES in step S43). The demodulation circuit 206 which received the demodulation instruction signal demodulates the multiple base band signal which was synchronization detected by the carrier signal reproduced by the carrier reproduction circuit 205 and the reception signal by using the clock reproduced by the synchronization circuit 203 and the (m) multiple channel diffusion codes PN1 to PNm which are used and selects and outputs the data of the (m) effective channels among the (n) channels (steps S45 and S46).

Processes if NO in step S43 and processes after step S47 are the same as those described before.

As mentioned above, the radio protocol information is enabled to be transmitted for the preamble period of time necessary for a synchronization capture and the data channel multiple information is included in the radio protocol information, so that an intensity of an electric field which is applied to each data channel can be varied. Thus, a flexible system such that an error rate is improved, a whole throughput is improved, the number of simultaneous communicating terminals is controlled in accordance with an increase/decrease in channel multiple number, and the like can be constructed.

Further, since necessary information can be transmitted by the radio protocol in the preamble period of time necessary to pull in and a timing for starting the subsequent multiplexed data can be detected, a signal to obtain a frame synchronization at a protocol level for a data period of time is unnecessary, so that the throughput can be improved.

Since a destination of a reception frame can be known for the preamble period of time, it is unnecessary to demodulate the reception data of a station other than the own station, the electric power can be saved when other station data is received, and processes only at the time of the communication with the own station are executed in the control circuit in a period other than the preamble period of time. Therefore, a processing speed of the control circuit for performing an external interface control or the like can be also reduced and a reduction in costs of the parts of the apparatus and a low electric power consumption can be also realized.

As compare with the case of, for example, the 16-channel multiplex, a transmission electric power of

each channel in case of the 8-channel multiplex is doubled. Consequently, the sum of the transmission electric powers in the 8-channel multiplex is equal to that of the 16-channel multiplex. Thus, a noise resistance performance of the communicating apparatus can be improved.

In the above description, although the SAW matched filter has been used as a correlator, the invention is not limited to it but, for example, an SAW convolver can be also used. With respect to the demodulation circuit (205A, 205B, 205C and 206A) which operates for the preamble period of time, not only the demodulation circuit by the delay detection, but also, for example, a demodulation circuit by a synchronization detection can be used. Further, although one code has been used as a diffusion code at the time of the preamble, a diffusion code to be used in the data channel is used as a diffusion code for protocol data and is changed to a diffusion code for synchronization capturing, so that the demodulation circuits can be also shared.

Further, in the case where there are a plurality of clients, the diffusion code for preamble which is different every client can be also allocated as a diffusion code for preamble. Therefore, in the case where the number of channel multiple number in the communication per terminal is small, the simultaneous communication can be also asynchronously performed.

In the case where the apparatus is constructed in a manner such that a demodulation output of the base-band demodulation circuit 206 is inputted to a forward error correction circuit and error information from the forward error correction circuit is stored in the control circuit 200, a communicating state of a propagation path is detected and the multiple channel number can be varied in accordance with such a state.

The invention can be applied to a system constructed by a plurality of apparatuses and can be also applied to a system constructed by one apparatus. It will be obviously understood that the invention can be also applied to a case where the invention is embodied by supplying a program to a system or an apparatus. In this case, the invention is constructed by a memory medium in which the program according to the invention has been stored. By reading out the program from the memory medium to the system or apparatus, the system or apparatus operates in accordance with a predetermined procedure.

The invention has been described above with respect to the case of the multiple communication by the code division as an example. However, even in case of using the multiple communication other than the code division, for example, the multiple communication by a time division or the like, the invention can be embodied by controlling the transmission electric power of each channel so as to be inversely proportional to the number of channels in a manner such that the sum of the transmission electric powers is made constant irrespective of the number of channels. Thus, various modifications are possible within the scope of claims of the invention.

**Claims**

1. A multiple communicating apparatus comprising:

multiple communicating means (113, 108, 103-1 to 103-n, 107) for communicating data by a plurality of channels; and control means (111, 111C) for controlling said multiple communicating means so that a transmission electric power of each channel is inversely proportional to the number of channels which are used by said multiple communicating means.

2. An apparatus according to claim 1, wherein said control means includes channel control means (111A, 111B) for controlling the number of channels which are used by said multiple communicating means in accordance with a transmission speed.

3. An apparatus according to claim 1, wherein said multiple communicating means includes diffusing means (103-1 to 103-n) for diffusing parallel data by a plurality of diffusion code series.

4. An apparatus according to claim 1, wherein said multiple communicating means transmits a multiple number for a preamble period of time which is provided for a reception side to synchronize a plurality of code series which are used for a code division multiplex with a transmission side.

5. An apparatus according to claim 1, further comprising:

receiving means (206, 209) for receiving the data transmitted through a plurality of channels by said multiple communicating means; and reception control means (200, 208) for controlling said receiving means in accordance with the number of channels which are used by said multiple communicating means.

6. An apparatus according to claim 5, wherein said reception control means includes detecting means (207) for detecting the number of channels on the basis of a reception result of the plurality of channels by said receiving means.

7. An apparatus according to claim 5, wherein said reception control means includes detecting means (207) for detecting the number of channels on the basis of inverse diffusion outputs by a plurality of diffusion code series.

8. An apparatus according to claim 5, wherein said reception control means includes preamble receiving means (206A) for receiving the number of channels

for a preamble period of time which is provided for a reception side to synchronize a plurality of code series which are used for a code-division multiplex with a transmission side.

9. A multiple communicating method comprising:

a multiple communicating step of communicating data by a plurality of channels; and a control step of controlling said multiple communicating step in a manner such that a transmission electric power of each channel is inversely proportional to the number of channels which are used by said multiple communicating means.

10. A method according to claim 9, wherein said control step includes a channel control step of controlling the number of channels which are used by said multiple communicating step in accordance with a transmission speed.

11. A method according to claim 9, wherein said multiple communicating step has a diffusing step of diffusing parallel data by a plurality of diffusion code series.

12. A method according to claim 9, wherein said multiple communicating step transmits a multiple number for a preamble period of time which is provided for a reception side to synchronize a plurality of code series which are used for a code division multiplex with a transmission side.

13. A method according to claim 9, further comprising:

a receiving step of receiving the data transmitted through a plurality of channels in said multiple communicating step; and a reception control step of controlling said receiving step in accordance with the number of channels which are used in said multiple communicating step.

14. A method according to claim 13, wherein said reception control step includes a detecting step of detecting the number of channels on the basis of a reception result of the plurality of channels in said receiving step.

15. A method according to claim 13, wherein said reception control step includes a detecting step of detecting the number of channels on the basis of respective inverse diffusion outputs by a plurality of diffusion code series.

16. A method according to claim 13, wherein said reception control step includes a preamble receiving



step of receiving the number of channels for a pre-  
amble period of time which is provided for a recep-  
tion side to synchronize a plurality of code series  
which are used for a code division multiplex with a  
transmission side.

5

10

15

20

25

30

35

40

45

50

55

9

FIG. 1




FIG. 5

